

Technical Specification

DC-DC Converter, Non-Isolated

DAM60N12D0V6GSGA

5Vdc to 14Vdc Input; 0.6 ~2.0Vdc/ 60 A Output

RoHS Compliant



Applications

- Wireless Networks
- Access and Optical Network Equipment
- Enterprise Networks
- Latest generation IC's (DSP, FPGA, ASIC) and Microprocessor powered applications

Feature

- Compliance with RoHS10 EU Directive 2011/65/EU & (EU)2015/863
- Delivers up to 60A output current
- High efficiency: typ. 88.5% at 12Vin, 1.0Vout
- Small size and profile1.38x0.62x0.35 (inch)
- Low output ripple and noise
- Exceptional thermal performance
- Power good signal
- Lead free HASL
- Switching frequency 400kHz
- Output voltage programmable from 0.6Vdc to 2.0Vdc via external resistor.
- High reliability
- Remote On/Off
- Input under voltage protection
- Output over current protection
- Short circuit protection
- Over temperature protection
- Meets IEC/UL/EN60950-1

Description

DAM60N12D0V6GSGA is a non-isolated DC/DC converter that provides a high efficiency single output. It can operate from 5Vdc to 14Vdc input and 0.6Vdc~2.0Vdc/60A output. Features include remote On/Off, adjustable output voltage, over current and overtemperature protection.

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Units		Specifications	6	Notes & conditions
Falameter	Units	Min.	Тур.	Max.	Notes & conditions
Input Voltage	Vdc	-0.3	-	15	Continuous
Operating Ambient Temperature	°C	-40	-	85	Forced air cooling
Storage Temperature	Ĉ	-55	-	125	
Operating Humidity	RH(%)	10	-	90	Non-condensing
Storage Humidity	RH(%)	10	-	90	Non-condensing
Operating Altitude	m	0	-	3000	
Storage Altitude	m	0	-	3000	

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and room temperature conditions.

Input Characteristics

Poromotor	Units	-	Specifications	8	Notes & conditions
Parameter	Units	Min.	Тур.	Max.	Notes & conditions
Operating Input Voltage	Vdc	5	12	14	
Maximum Input Current	А	-	-	30	Vin=5V to 14V, lo=lo(max)
Input No load Current	mA	-	100	-	Vin=Vin(nom), lo=0, module enabled Vo=0.6V
Input No load Current	mA	-	180	-	Vin=Vin(nom), lo=0, module enabled Vo=2V
Input Stand-by Current	mA	-	12.5	-	Vin=Vin(nom), module enabled
Input Reflected Ripple Current (Peak-to-Peak)	mA	-	250	-	5Hz to 20MHz bandwidth, 1uH source impedance, Vin=5V to14V. lo=lo(max)

Technical Specification DAM60N12D0V6GSGA

Inrush Transient	A ² S	-	-	1	
Input fuse	А	-	-	30	

Remote Control Characteristics

Parar	notor	Units		Specifications	3	Notes & conditions
Falai	neter	Units	Min.	in. Typ. Max.		Notes & conditions
Positive Logic	Logic High Voltage	Vdc	3.5	-	VinMax	
1 Oolive Logie	Logic Low Voltage	Vdc	-0.3	-	0.4	
Negative	Logic High Voltage	Vdc	2	-	VinMax	
Logic	Logic Low Voltage	Vdc	-0.2	-	0.4	

Output Characteristics

Boro	meter	Units		Specifications	5	Notes & conditions
Para	neter	Units	Min.	Тур.	Max.	Notes & conditions
Output Volta	age set point	%Vo	-	-	±1	With 0.1% tolerance for external resistor used to set output voltage
Output	Current	A	0	-	60	
Line Re	gulation	mV	-	6	-	Vin=Vin(min) to Vin(max)
Load Re	egulation	mV	-	10	-	lo=lo(min) to lo(max)
Output Volt	tage Range	%Vo	-	±2	-	Over all operating input voltage, resistive load, and temperature conditions until end of life
Output Adjus	tment Range	Vdc	0.6	-	2.0	
Output Cu	ırrent Limit	%lo	-	130	-	
Temperature	e Coefficient	%/ °C	-	0.4	-	-40℃~85℃
External Capacitive Load	Without the Tunable Loop	μF	4x47	-	6x47	ESR≤1mΩ

Technical Specification DAM60N12D0V6GSGA

Ripple and Noise	mVp-p	-	50	70	Vin=Vin(nom), Io=Io(min) to Io(max), measured with 0.1 μF ceramic and 47 μF ceramic
	mVrms	-	15	-	capacitors in parallel 20MHz bandwidth
Dynamic Response	mV/µS	-	300/60	-	25%~75%~25%load step, di/dt=2.5A/μs
Turn-on Delay Time	ms	-	6	-	Delay from instant at which Vin=Vin(min) until Vo=10% of Vo(nom)
Turn-on Rise Time	ms	-	1	-	Time for Vo to rise from 10% of Vo(nom) to 90% of Vo(nom)

Protection Characteristics

Para	meter	Units		Specifications	5	Notes & conditions
Faia	meter	Units	Min.	Тур.	Max.	Notes & conditions
	Turn-on Threshold	Vdc	-	5	-	
Input Undervoltage Lockout	Turn-off Threshold	Vdc	-	4.5	-	
	Hiteshold Hiteshold Hysteresis Vdc - 0.5					
		-	-	Yes	-	Hiccup mode
Short Circu	it Protection		-	Yes	-	Hiccup mode Automatic recovery
Over Tempera	ture Protection	°C	-	125	-	See Thermal Consideration
	ture Protection eresis	°C	-	5	-	section
	esistance of DD Pin	Ω	-	-	50	
Sink Current PGO	Capability Into OD Pin	mA	-	-	5	
PG_DELAY Time	PGood ON	us	-	50	-	




General Specifications

Bor	ameter	Units		Specifications	6	Notes & conditions
Faid	ameter	Units	Min.	Тур.	Max.	Notes & conditions
	Vo=0.6V	%	78.0	81.3	-	
Efficiency	Vo=1.0V	%	86	88.5	-	Vin=12Vdc, lo=lo(max) 25℃, Vo=Vo(nom)
	Vo=1.8V	%	85.25	91.5	-	
Switching	Frequency	kHz	380	400	420	
М	TBF	Hour		6,498,438		lo=0.8lo(max), 40°C Telecordia Issue 2 Method 1 Case 3
Thermal S	Stability Time	min	-	30	-	
W	eight	g	-	18		
Sa	afety		Compliant t	o IEC60950-1,	,UL60950-1,EI	N60950-1 and GB4943
Vib	ration	IEC60068	8-2-6:10-500H		nm excursion, endicular direct	10g acceleration,10minutes in each tions
Trans	portation			ET	S300019-1-2	
SI	hock	IEC60	068-2-27:200ჹ	acceleration,	duration 3 ms directions	,6 drops in each 3 perpendicular



Characteristic Curves Derating



Technical Specification DAM60N12D0V6GSGA

Test Configurations

Input Filtering

The module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 2 shows the input ripple voltage for various output voltages at 60A of load current with $4x22 \ \mu$ F, $6x22\mu$ F or $8x22\mu$ F ceramic capacitors and an input of12V.




Figure2. Input ripple voltage for various output voltages with various external ceramic capacitors at the input (60A load). Input voltage is 12V. Scope Bandwidth limited to 20MHz

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 47 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons.

First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 3 provides output ripple information for different external capacitance values at various Vo and a full load current of 60A. For stable

operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table.




Figure3. Output ripple voltage for various output voltages with external 6x47 $\mu F, 8x47 \ \mu F$ or 10x47 μF ceramic capacitors at the output (60A load). Input voltage is 12V. Scope Bandwidth limited to 20MHz

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL 60950-1, CSA C22.2 No. 60950-1-03, and VDE 0850:2001-12 (EN60950-1) Licensed.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV. The input to these units is to be provided with a fast-acting fuse with a maximum rating of 30A in the positive input lead.

Feature Descriptions

Remote On/Off

Two On/Off logic options are available. In the Positive Logic On/Off option, the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using



the On/Off pin is shown in Figure 4.

For negative logic On/Off modules, the circuit configuration is shown in Fig. 5.




Figure 4. Circuit configuration for using positive On/Off logic.




Figure 5. Circuit configuration for using negative On/Off logic.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.




Figure 6. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.




Figure 7. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, the output of the module will be 0.6Vdc.To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, should be as per the following equation:

$$R_{trim} = \left\lfloor \frac{0.6}{(Vo - 0.6)} \right\rfloor K\Omega$$

Rtrim is the external resistor in $k\Omega$ *Vo* is the desired output voltage.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-). The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V.

Technical Specification DAM60N12D0V6GSGA

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, Rmargin-up, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, Rmargin-down, from the Trim pin to output pin for margining-down. Figure 8 shows the circuit configuration for output voltage margining.




Figure 8. Circuit Configuration for margining Output voltage.

PMBus Addressing

To properly set the device addresses, resistors with 1% tolerance must be connected from the ADDR0 and ADDR1 pins to ground. Once a valid PMBus address has been determined, communication with the controller can established via the PMBus bus of the controller.

		Table	1: Devi	ce PMI	Bus /	Addr	ess					
Res	istor-to-	ADDR1										
GNE	D(1%)	2.26 kΩ	2.67 kΩ	3.16 kΩ	4.02 kΩ	5.36 kΩ	8.06 kΩ	16.0 kΩ	Open			
	2.26 kΩ	FC	DC	BC	9C	7C	5C	3C	1C			
	2.67 kΩ	F8	D8	B8	98	78	58	38	rever sed			
0	3.16kΩ	F4	D4	B4	94	74	54	34	14			
ADDR0	4.02kΩ	F0	D0	B0	90	70	50	30	10			
q	5.36 Ω	EC	CC	AC	8C	6C	4C	2C	0C			
∢	8.06 Ω	E8	C8	A8	88	68	48	28	08			
	16.0 kΩ	E4	C4	A4	84	64	44	24	04			
	Open	E0	C0	A0	80	60	40	20	reser ved			




Figure 9. Circuit showing connection of resistors used to set the PMBus address of the module.

Protection Features

Input Under Voltage Protection

At input voltages below the input under-voltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the under-voltage lockout turn-on threshold.

Output Over Current Protection

To provide protection in an output overload fault condition, the module is equipped with internal current-limiting circuitry and can endure current limiting for an unlimited duration. At the instance of current-limit inception, the module enters a "hiccup" mode of operation, whereby it shuts down and automatically attempts to restart. While the fault condition exists, the module will remain in this mode until the fault is cleared. The unit operates normally once the output current is reduced back into its specified range.

Over Temperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of OTP set value is exceeded at the thermal reference point Tref. Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Power Good


The module provides a Power Good (PGOOD) signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a low state if any condition such as over-temperature, overcurrent or loss of regulation occurs that would result in the output

Technical Specification DAM60N12D0V6GSGA

voltage going outside the specified thresholds.

The default value of PGOOD ON thresholds are set at ±8% of the nominal Vset value, and PGOOD OFF thresholds are set at ±10% of the nominal Vset. For example, if the nominal voltage (Vset) is set at 1.0V, then the PGOOD ON thresholds will be active anytime the output voltage is between 0.92V and 1.08V, and PGOOD OFF thresholds are active at 0.90V and 1.10V respectively.

The PGOOD terminal can be connected through a pull-up resistor (suggested value 100K) to a source of 5VDC or lower.



Vin=5.0V,lo=lo(max) @25℃ Vo=2.0V)



Summary of Supported PMBus Commands

Hex Code	Command				Brie	ef Desc	riptio	n						Non-Volatile Memory Storage
		Turns Moo	dule on	or off i		ENAB	LE) p			m the	CO	NTRO	L	
01	OPERATION	Bit Position	7	6	5	4		3	2		1	0		
		Access	r/w	r	r/w	r/w		r/w	r/w		r	r		
		Function Default	On	X	-		Marg				X	Х	-	
		Value	1	0	0	0		0	0		0	0		
02	ON_OFF_CONFIG	Configures Format Bit Position Access Function Default Value	7 / r X 2	N/OFF 1 6 5 r r X X 0 0		nality a pin ar signed 3 r/v cm 0	d. Bina		ation 1 r/w pol 1	of ana	a	ON/OF	F	YES
03	CLEAR_FAULTS	Clears any f signal if the						also r	elease	es the	SM	BALEF	RT#	
10	WRITE_PROTECT	Used to con setting in the byte into non Format Bit Position Access Function Default Value Bit5: 0 – Ena 1 – Disables Bit6 0– Enal 1 – Disables commands (Bit7: 0 – Ena 1 – Disables bit6 must be	trol wri e modu nvolatil 7 7 bit7 0 ables a all writ bles all all writ bit5 ar ables a all writ	ting to t lle whose e. 6 r/w bit6 0 ull writes es exce writes tes exce writes tes excend bit7 r ull writes	he moc se com Unsic 5 r/w bit5 0 s as per ept the as perm ept for must be s as per	aned B aned B 4 X X X Trmitted WRITE nitted i the WF 2 0) rmitted	PME code inary 3 X X in bit 2 PR n bit5 RITE_ in bit	2 X X X t6 or b OTEC or bit _PRO	1 X X X X X X X X TECT 0it6	e valu 0 X X X PERAT	e in TION PERA	the da I ATION	ta	YES
15	STORE_USER_ALL	To start a Global Upload. During download, all PMBus writes/reads are NACKed. To start a Global Download. During download, all PMBus writes/reads are												
16	RESTORE _USER_ALL	To start a G NACKed.	lobal D	ownloa	d. Durii	ng dow	nload	d, all F	PMBu	s write	es/re	ads ar	е	



		The module	has M	IODE se		near a not be			t set to	-10. Tł	nese va	lues	
		Format				nsigne					1		
		Bit	7	6	5	4	3	2	1	0	_		
20	VOUT_MODE	Position			_					-			
		Access	r	r	r	r	r	r	r	r			
		Function		Mode				Expon					
		Default	0	0	1	0	0	0	0	1			
		Value									J		
		Sets the out margining". SVID and P	VID fo	rmat. V VID sou	OUT_0 urces.	COMN	IAND	registe	er is sha	ared be		hout	
		Format Bit		VI	D torm	iat. tw		mplem	ent bin	ary			
		Position	7	6	5	4		3	2	1	0		
		Access	r	r/w	r/w	r/w		r/w	r/w	r/w	r/w		
21	VOUT_COMMAND	Function					ligh B	syte			1		YES
		Default Value	0	0	0	C)	0	0	0	0		
		Bit		-	_						_		
		Position	7	6	5	4	ł	3	2	1	0		
		Access	r/w	r/w	r/w			r/w	r/w	r/w	r/w		
		Function		_	-	L	ow B	yte		1			
		Default Value	0	0	0	C)	0	0	0	0		
24	VOUT_MAX	Sets an upp of any other Format Bit Position Access Function Default Value Bit Position Access Function Default Value		nands o	r comb	binatio two's 4 r/w High 0 4 r/w	ns. VI	D form lement 2 r/w 0 2	at.	mand 0 r/w 0 0 r/w 1	regardie	255	YES

		Sets the targ	not vol	tana fa	r mara	inina tl		ut hial	-			
		Format			ormat.						1	
		Bit	7	6	5	4	3	2	1 1	0		
		Position	'	Ŭ	Ŭ	-	Ŭ	2		Ŭ		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function		17 00	17 ••		Byte	17 ••	17	17		
	VOUT_MARGIN_HI	Default	0	0	0	0	0	0	0	0		
25	GH	Value	0	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ű		YES
		Bit	7	6	5	4	3	2	1	0		
		Position			_					_		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Low	Byte					
		Default	0	0	0	0	0	0	0	0		
		Value										
											-	
		Sets the targ	get vol	tage fo	r marg	ining tl	ne outp	out low			1	
		Format		1	ormat.					-		
		Bit	7	6	5	4	3	2	1	0		
		Position		,	,	,	,	,		,		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function			^		Byte	•	^	<u> </u>		
26	VOUT_MARGIN_L OW	Default Value	0	0	0	0	0	0	0	0		YES
	000	Bit	7	6	5	4	3	2	1	0		
		Position	1	0	5	4	5	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function					Byte	.,				
		Default	0	0	0	0	0	0	0	0		
		Value	-		-	-		-	-	-		
											<u>-</u>	
		Sets the rate			teral Fo	ormat)	at which	ch the	output	should	l change	
		voltage.(Rar									-	
		Format		Literal	Forma	t. two's	s comp	lemen	t binary	/		
		Bit	7	6	5	4	3	2	1	0		
		Position	-	_					-	_		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
07	VOUT_TRANSITIO	Function			xpone	nt	1	N	/lantiss	a		VE0
27	N_RATE	Default	0	0	0	0	0	0	0	0		YES
		Value Bit									-	
		Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	17 88	17.00	17 99		tissa	17 99	17 99	17 99		
		Default						-		<i>.</i>		
		Value	0	0	0	0	1	0	1	0		
			L	L	1	1	L		1	l	1	
	1											

											T	
		Sets the rate	at wh	hich the		t volta	ao doc	roacos	in m		ral Format)	
		with increasi						leases	, III IIIV		ari umai)	
					Forma			lomon	things	,	1	
		Format		1			1		1		4	
		Bit	7	6	5	4	3	2	1	0		
		Position		,	,	,	,	,	,			
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function			xpone		1		/lantiss			
28	VOUT_DROOP	Default	1	0	0	1	1	0	0	0		YES
		Value										
		Bit	7	6	5	4	3	2	1	0		
		Position										
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Man	itissa					
		Default	0	0	0	0	0	0	0	0		
		Value										
											1	
		Coto the me			wala i	o 0/ /l i	itoral F	orm ot)	oftho	unit'a	nouvor	
		Sets the max					iteral F	onnat)	, or the	units	power	
		conversion s									1	
		Format			Forma		1		1			
		Bit	7	6	5	4	3	2	1	0		
		Position										
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function			xpone				/lantiss			
32	MAX_DUTY	Default	1	1	1	0	1	0	0	1		YES
		Value										
		Bit	7	6	5	4	3	2	1	0		
		Position										
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function		-		Man	tissa		-			
		Default	1	0	0	1	0	0	0	0		
		Value										
		Sets the valu	ie of ir	nnut vo	ltage a	at whic	h the n	nodule	turns	on (Ra	nge.0	
		~31.875)		iput ve	nuge t			louulo			lige.o	
		Format		l iteral	Forma	t two's	s comp	lemen	t hinan	/		
		Bit								Y		
		Position	7	6	5	4	3	2	1	0		
			r	r	r	r	r	r	r	r		
		Access	r	r –		r	r	r	r	r		
25		Function			xpone	nt	1	IN	/lantiss	a		VEO
35	VIN_ON	Default	1	1	1	0	1	0	0	0		YES
		Value		-	-	-			-			
		Bit	7	6	5	4	3	2	1	0		
		Position		,	,	,	,	,	,	,		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function		r –		Man	itissa					
		Default	0	0	1	0	1	0	0	0		
		Value	-	Ē		-		-	Ē	-	1	
	I											

		Sets the val	ue of ir	nput vo	ltage a	at whic	h the n	nodule	turns o	off. (Ra	inge:0	
		~31.875)	1	1.94	F	4 4			6 la ! a		1	
		Format Bit		Literal	Forma	t. two s	s comp	iemen	t binar	/	-	
		Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r	-	
		Function			xpone				/antiss			
36	VIN_OFF	Default	1	1	1	0	1	0	0	0		YES
		Value	I	I	I	0	I	0	U	U		
		Bit	7	6	5	4	3	2	1	0		
		Position Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	1	17 VV	1/ VV		tissa	1/ W	17 VV	1/ VV		
		Default								_		
		Value	0	0	1	0	0	1	0	0		
											-	
									,			
		Sets the val that causes	ue of ti a "fivo	ne ave d" ove	rage se	ensea In fault	output	voitage	e, In V	(Litera	Format)	
		value showr										
		(Range:0 ~3									Juagoi	
		Values can	be 108	8%, 110)%, 112	2% or 1	115% c	of output	ut volta	ge.	-	
		Format		Literal	Forma	t. two's	s comp	lemen	t binar	/		
		Bit	7	6	5	4	3	2	1	0		
		Position Access	r	r	r	r	r	r	r	r		
40	VOUT_OV_FAULT_	Function	1			-	Byte	I		I	-	YES
		Default			•				0			
		Value	1	1	0	0	0	1	0	1		
		Bit	7	6	5	4	3	2	1	0		
		Position					-			-		
		Access Function	r/w	r/w	r/w	r/w	r/w Byte	r/w	r/w	r/w		
		Default								_		
		Value	0	0	0	1	0	1	1	0		
		-										
		Sets the res	ponse	type to					ult.		1	
		Format Bit					d Bina				1	
		Position	7	6	5	4	3	2	1	0		
44	VOUT OV FAULT	Access	r/w	r/w	r/w	r/w	r/w	r	r	r		VEO
41	RESPONSE		RS	RS	RS	RS	RS				1	YES
		Function	Р	Р	[2]	[1]	[0]	Х	Х	Х		
		Defeuit	[1]	[0]	[]	1.1	[~]					
		Default Value	1	0	1	1	1	0	0	1		
				I	I	I	I	I	1	l]	
		Sets the val										
		that causes									ggested	
	VOUT_UV_FAULT_	value showr voltage.(Rai				be cha	ngea fo	or alme	rent ol	ilput		
44	LIMIT	Values can	be 92%	6, 90%	. 88%	or 85%	of out	put vo	ltage			YES
		Format		Literal						/]	
		Bit	7	6	5	4	3	2	1	0	1	
		Position	'	0	0	4	3	2		U		



		A	r	r/w	rhad	r/w	r/w	r/w	r/w	r/w		
		Access Function	r	1/W	r/w		Byte	1/ W	1/ W	1/1		
		Default		Г					1	1		
		Value	1	1	0	0	0	0	0	0		
		Bit										
		Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	17 00	17 00	17 VV		Byte	17 00	17	17 00		
		Default										
		Value	0	1	0	0	0	0	0	0		
		Sets the res	ponse	type to			nder-vo d Bina		ault.]	
		Bit						1		1	-	
		Position	7	6	5	4	3	2	1	0		
	VOUT_UV_FAULT_	Access	r/w	r/w	r/w	r/w	r/w	r	r	r		
45	RESPONSE	7100000	RS	RS						- ·		YES
		Function	P [1]	P [0]	RS [2]	RS [1]	RS [0]	х	х	х		
		Default Value	1	0	1	1	1	0	0	1		
		Sets the val state, in A (L ~1023) Format	iteral l), that	causes	s an ov	er-curr	rent fau	ult. (Ra		
		Bit										
		Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
46	IOUT_OC_FAULT_L	Function		E	xpone	nt		N	/lantiss	a		YES
40	IMIT	Default Value	0	0	0	0	0	0	0	0		TES
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	1	
		Function					tissa				1	
		Default Value	0	1	0	1	1	1	1	1		
		Sets the res	ponse	type to					ult.		1	
		Format Bit			0	risigne	d Bina I	i y		1	1	
		Position	7	6	5	4	3	2	1	0		
	IOUT_OC	Access	r/w	r/w	r/w	r/w	r/w	r	r	r	1	
47	_FAULT_RESPONS	7,00000	RS	RS							1	YES
	E	Function	P [1]	P [0]	RS [2]	RS [1]	RS [0]	х	х	х		
		Default Value	0	0	1	1	1	0	0	1		



4F	OT_FAULT_LIMIT	Sets the valu causes an o Format Bit Position Access Function Default Value Bit	ver-ter	nperat Literal 6 r		Ilt. (Ra t. two's 4 r	nge:0 [,]	~255) lement 2 r		/ 0 r	format) that	YES
		Position Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Man	tissa					
		Default Value	0	1	1	1	1	1	0	1		
		Sets the res Format	ponse	type to			ver-voli d Bina		ult.]	
		Bit Position	7	6	5	4	3	2	1	0		
50	OT_FAULT_RESPO	Access	r/w	r/w	r/w	r/w	r/w	r	r	r		VEO
50	NSĒ	Function	RS P [1]	RS P [0]	RS [2]	RS [1]	RS [0]	x	x	х		YES
		Default Value	1	0	0	0	0	0	0	0		
51	OT_WARN_LIMIT	Sets the valu causes an o Format Bit Position Access Function Default Value Bit Position Access Function Default Value	ver-ter	nperat Literal 6 r		rning. t. two's 4 r nt 0 4 r/w	(Range	e:0 ~25 lement 2 r	55)	/ 0 r	ormat)that	YES

Technical Specification DAM60N12D0V6GSGA

		Sets the val	ue of t	he mea	asured	input v	oltage	in V (l iteral	Forma	t) that	
		causes an ir								i onna	t) that	
		Format		Literal						/		
		Bit	7	6	5	4	3	2	1	0		
		Position		_					-	-		
		Access	r	l r	r	r	r	r	r	r		
55	VIN_OV_FAULT_LI	Function Default	<u> </u>		xponei	าเ		N	lantiss	a		YES
55	MIT	Value	1	1	1	0	1	0	0	0		TES
		Bit	_	_	-		_	_		•		
		Position	7	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	<u> </u>	1		Man	tissa					
		Default Value	0	1	1	1	1	0	0	0		
		value										
		Sets the res	ponse	type to					lt.			
		Format Bit	<u> </u>				d Bina I		r			
		Position	7	6	5	4	3	2	1	0		
56	VIN_OV_FAULT_R	Access	r/w	r/w	r/w	r/w	r/w	r	r	r		YES
50	ESPONSE		RS	RS	RS	RS	RS					TE3
		Function	P	P	[2]	[1]	[0]	Х	Х	Х		
		Default	[1]	[0]	-							
		Value	1	0	0	0	0	0	0	0		
						•						
		Sets the val	ue of t	he mea	asured	input v	oltage	, in V (Literal	Format	t) that	
		causes an ir	nput ov	/er-volt	age fai	ult. (Ra	ange:0	~31.87	75)		,	
		Format		Literal	Forma	t. two's	s comp	lement	binary	/		
		Bit	7	6	5	4	3	2	1	0		
		Position Access	r	r	r	r	r	r	r	r		
		Function	- <u>'</u>		xpone				, Iantiss			
59	VIN_UV_FAULT_LI MIT	Default	1	1	1		4	0	0			YES
	IVII I	Value			I	0	1	0	0	0		
		Bit	7	6	5	4	3	2	1	0		
		Position Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function		I/W	I/W		tissa	I/W	I/W	1/W		
		Default							•	•		
		Value	0	0	1	0	0	1	0	0		
-												
		Sets the res	ponse	type to					ult.		_	
		Format	<u> </u>		<u> </u>	Jnsign	ed Bina	ary	r			
		Bit Position	7	6	5	4	3	2	1	0		
	VIN_UV_FAULT_RE	Access	r/w	r/w	r/w	r/w	r/w	r	r	r		
5A	SPONSE	7,00000	RS	RS								YES
		Function	P	P	RS	RS	RS	Х	Х	Х		
			[1]	[0]	[2]	[1]	[0]					
1	1	Default										
			1	0	0	0	0	0	0	0		
		Value	1	0	0	0	0	0	0	0		

Technical Specification DAM60N12D0V6GSGA

		T										
		Sets the tim	e, in m	s (Liter	al For	nat), fr	om wł	nen a s	tart co	ndition i	s received	
		until the out	put vol								-	
		Format		Literal	Forma	at. two'	s com	plemer	nt binai	у	_	
		Bit	7	6	5	4	3	2	1	0		
		Position Access	r	r	r	r	r	r	r	r		
		Function	I		xpone		I		Mantis			
60	TON_DELAY	Default										YES
		Value	1	1	1	0	1	0	0	0		0
		Bit	7	6	5	4	3	2	1	0		
		Position	-	-	-					-		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function Default					ntissa				_	
		Value	0	0	0	0	0	0	1	1		
		Value										
		Returns on	e byte	of info	rmatio	n with a	a sumi	mary of	f the m	ost criti	cal faults.	
		Format				Unsigr						
		Bit	7	6	5	4	3	2	1	0		
70		Position										
78	STATUS_BYTE	Access	r	r OF	r OO	r OC	r IUV	r TE	r CM	r OTHI	_	
		Flag	х	F	VP	P	P	MP	L	R	=	
		Default	_									
		Value	0	0	0	0	0	0	1	1		
		Returns two	bytes								condition.	
		Format						npleme				
		Bit	7	6	5	4	3	2	1	0		
		Position Access	r	r	r	r	r	r	r	r		
		Function	1	1	1	1	I		1	- 1		
		Default	0	0	0	1	0	0	1	0		
79	STATUS_WORD	Value										
		Bit	7	6	5	4	3	2	1	0		
		Position						-				
		Access Flag	r x	r OF	r 00	r OC	r IUV	r TE	r CM	r OTHI	=	
		Flay	~	F	VP	P	P	MP	L	R	-	
		Default	0	0	0	0	0	0	1	1		
		Value										
		Dotume ar	. h. +	finf	motion	14/14 hr 41-	0 04-4	10 of 1-	~ ~	ulo'o o	utou ut	
		Returns one voltage relation			nation	with th	ie stat	us of th	11100	uie S Ol	πραί	
		Format		1.3.		Unsi	gned E	Binarv				
		Bit	-		-					4		
		Position	7	6	5	4		3	2	1	0	
7A	STATUS_VOUT	Access	r	r	r	r		r	r	r	r	
			VOU	т	V	VO		OUT_		v		
		Flag	_0\		Х	T_U	V	MAX VARN	х	х	х	
		Default			-		V					
		Value	0	0	0	0		0	0	0	0	
			•			•						
L	A											*



		Returns one	byte of	inform	nation	with the	status	of th	ne modu	ile's out	nut			
		current relat					010100	0			put			
		Format				Unsign	ed Bin	ary						
		Bit	7	6	5	4		3	2	1	0			
7B	STATUS IOUT	Position		-				-			-			
. =		Access	r	r	r	r	~	r	r	r	r			
		Flag	IOUT_ OC	×	Х	IOUT CW		Х	Х	Х	Х			
		Default Value	0	0	0	0		0	0	0	0			
		Returns one related fault		inforn	nation	with the	status	of th	ne modu	ule's inpu	ut curr	ent		
		Format	5.			Unsig	ned Bi	narv	,			٦		
		Bit	7	6	5	4	3		2	1	0	1		
7C	STATUS_INPUT	Position Access	r	r	r	r	r		r	r	r			
		Flag	IOVP	х	х	IUVP	OF	F	IIN OCP	IIN OCW	х			
		Default Value	0	0	0	0	0		0	0	0			
		Returns one related fault		inforn	nation	with the	status	of th	ne modu	ule's terr	perati	ure		
		Format	5.			Unsig	ned Bi	narv	,			٦		
		Bit	-		•						•	-		
7D	STATUS_TEMPERA	Position	7		6	5	4	3	2	1	0			
10	TURE	Access	r		r	r	r	r	r	r	r			
		Flag	OT_F AULT		_WA RN	x	х	Х	х	х	Х			
		Default Value	0		0	0	0	0	0	0	0			
			•	•		•	•		•					\neg
		Returns one communicat	byte of ion relat	inforn ed fau	nation ults.					ule's		_		
		Format				Unsig	ned Bi	nary						
75		Bit Position	7	6	5	4	3		2	1	0			
7E	STATUS_CML	Access	r	r	r	r	r		r	r	r			
		Flag	CO M	DA TA	PE C	Memo ry	х		х	OTH ER	Х			
		Default Value	1	0	0	0	0		0	0	0]		

0 r PU v	
r PU	
r PU	
r PU	
PUIV	
ad X	
au	
0	
0	
~	
r	
0	
0	
r	
0	
0	
č	
r	
·	
0	
0	
r	
0	
	0 r 0 0 0 r 0 0 r 0 0 r 0 0 r 0 0 r



		Returns the						in the	e same	e torma	t as set b	ру
		the VOUT_N	IODE									٦
		Format	7	6					nent bi		0	4
		Bit Position	7	6	5	4	•	3	2	1	0	
		Access	r	r	r	r		r	r	r	r	4
		Function	I	I	I		ligh B		I	I	I	4
8B	READ_VOUT	Default	0	0	0			0	0	0	0	-
OD	READ_VOUT	Value	0	0	0		'	0	0	0	0	
		Bit	7	6	5	4		3	2	1	0	1
		Position	,	Ŭ	Ŭ			Ŭ	2	•	Ŭ	
		Access	r	r	r	r		r	r	r	r	1
		Function				L	ow By				1	1
		Default	0	0	0	C		0	0	0	0	1
		Value										
		D 1 <i>"</i>										
		Returns the									the mod	ule.
		Format		iteral F	ormat	. two's	s comp	bleme	ent bina	ary	_	
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r	_	
		Function	I		poner			- 1	Manti		_	
		Default									_	
BC	READ_IOUT	Value	1	1	1	1	1	1	0	0		
		Bit	-	•	_		_	-		_		
		Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function				Man	tissa					
		Default	0	0	0	0	0	1	1	1		
		Value	U	U	U	U	Ŭ					
							_					
		Returns the	tempei	rature i	n °C (L	.iteral	Forma	at) of	the ext	ternal s	ense	
		element. Format		itoral F	ormet	two's	0.00	lomo	nt hin	201	_	
		Bit	7	iteral F	5	<u>- two s</u>	3	2	1			
		Position	1	U	5	4	3	2				
		Access	r	r	r	r	r	r	r	r		
		Function	I		poner		1 1		Manti		_	
BD	READ_TEMPERAT	Default	0	0	0	0	0	1	1	1	_	
	URE_1	Value	Ĵ	-	-	2	ľ		'	'		
		Bit	7	6	5	4	3	2	1	0		
		Position										
		Access	r	r	r	r	r	r	r	r		
		Function					tissa	-			_	
		Default	0	0	0	0	0	0	0	0		
		Value										

		T										
		Returns the	tempe	rature	in °C (Literal	Forma	t) of th	e exter	nal se	nse	
		element.										
		Format		Literal	Forma	t. two's	s comp	lemen	t binary	/		
		Bit										
		Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function		Ē	xpone	nt	•	N	/antiss	a		
8E	READ_TEMPERAT	Default	0				0					
	URE_2	Value	0	0	0	0	0	0	0	0		
		Bit	7	<u> </u>	-	4	<u> </u>	~	4	~		
		Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function			•	Man	tissa		•			
		Default	0	0		0	•	4		0		
		Value	0	0	1	0	0	1	1	0		
		-										
		Returns the									_	
		Format		Literal	Forma	t. two's	s comp	lemen	t binary	/		
		Bit	7	6	5	4	3	2	1	0		
		Position	1	0	5	4	5	2		0		
		Access	r	r	r	r	r	r	r	r		
		Function		E	xpone	nt		N	/lantiss	а		
94	READ_DUTY_CYC	Default	1	1	1	0	1	0	0	0		YES
34	LE	Value	'		_ '	0	_ '	0	0	0		TLO
		Bit	7	6	5	4	3	2	1	0		
		Position	1	0	5	-	5	2		0		
		Access	r	r	r	r	r	r	r	r		
		Function				Man	tissa					
		Default	0	1	1	0	1	0	0	0		
		Value	Ŭ			Ŭ	•	Ŭ	Ŭ	Ũ		
		Returns the									at).	
		Format		Literal	Forma	t. two's	s comp	lemen	t binary	/		
		Bit	7	6	5	4	3	2	1	0		
		Position	1	0	5	4	5	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function		E	xpone	nt		Ν	/lantiss	а		
96	READ_POUT	Default	0	0	0	0	0	0	0	0		YES
90	READ_FOUT	Value	0	0	0	0	0	0	0	0		TES
		Bit	7	6	5	4	3	2	1	0		
		Position	'	-	_	-	_	-		Ŭ		
		Access	r	r	r	r	r	r	r	r		
		Function				Man	tissa	1		1		
		Default	0	0	0	0	0	0	0	0		
		Value	0	0	0	0	0	0	0	0		
				-	_					-		



		Returns the	power								nat).	
		Format				mat. two			t binary		_	
		Bit	7	6	5	4	3	2	1	0		
		Position									_	
		Access	r	r	r	r	r	r	r	r		
		Function			xpone		-		Mantis			
97	READ_PIN	Default	0	0	0	0	0	0	0	0		YES
01		Value										. 20
		Bit	7	6	5	4	3	2	1	0		
		Position										
		Access	r	r	r	r	r	r	r	r		
		Function Mantissa										
			Default 0 0 0 0 0 0 0 0 0									
		Value										
		Returns one	byte ir	ndicating	the m	odule is	s compl	iant to	PMBus	Spec. 1.1		
		(read only)	,	•	-		·					
		Format				Unsigr	ned Bin	arv				
~~		Bit	7	6	5	4	3	2	1	0		N/50
98	PMBUS_REVISION	Position										YES
		Access	r	r	r	r	r	r	r	r		
		Default	0	0	0	1	0	0	0	1		
		Value										
		Loads the u	nit with	ASCII o	charact	ers that	contair	n the m	anufact	urer's ID.		
		Format				Unsigne						
		Bit	7	0			3	1		0		
		Position	1	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function					Byte					
		Default Value 0 1 0 1 0 0 0 0 Bit 7 6 5 4 3 2 1 0										
99	MFR_ID									YES		
		Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function					Byte	1		1		
		Default										
		Value	0	1	0	1	1	0	0	0		
				1	1	1	1	1	1	1		



		Returns mo	dule nar	ne infor	mation	(read o	only)			
		Format					ed Bina	rv		
		Bit Position	7	6	5	4	3	2	1	0
		Access	r	r	r	r	r	r	r	r
		Function	1	1	1		n Byte			1
D0	MFR_SPECIFIC_00	Default Value	0	0	0	0	0	0	0	0
		Bit Position	7	6	5	4	3	2	1	0
		Access	r	r	r	r	r	r	r	r
		Function				-	Byte			
		Default		-	-					
		Value	0	0	0	0	0	0	0	1
D1	MFR_SPECIFIC_01	0xB37C to e Format Bit Position Access Function Default Value Bit Position Access Function Default Value	nable re 7 r/w 0 7 r/w 0	egister v 6 r/w 0 6 r/w 0		4 r/w High 0 4 r/w	ed Bina 3 r/w Byte 0 3 r/w Byte 0	ry 2 r/w 0 2 r/w 0	1 r/w 0 1 r/w	0 r/w 0 0 r/w 0
		Format	ovides u	iser to e			SVID/F ed Bina		comma	and.
D2	MFR_SPECIFIC_02	Bit Position	7	6	5	4	3	2	1	0
		Access	r	r	r	r	r	r	r/w	r/w
		Default Value	0	0	0	0	0	0	0	1
Note:	Literal=11-bit mantissa (signed binary	integer)), 5-bit e	expone	nt (sign	ed bina	ary integ	ger).	

Technical Specification DAM60N12D0V6GSGA

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure11. The preferred airflow direction for the module is in Figure 12.





Figure 11. Thermal Test Setup.

The thermal reference points, Tref used in the specifications are also shown in Figure 12. For reliable operation the temperatures at these points should not exceed OTP set value. The output power of the module should not exceed the rated power of the module (Vo,set x lo,max).





Soldering Information (Surface mounting Version)

Reflow Soldering Information

These power modules are large mass, low thermal resistance devices and typically heat up slower than other SMT components. It is recommended that the customer review data sheets in order to customize the solder reflow profile for each application board assembly.

The following instructions must be observed when SMT soldering these units. Failure to observe these instructions may result in the failure of or cause damage to the modules, and can adversely affect long-term reliability.

Typically, the eutectic solder melts at 217°C, wets the land,

and subsequently wicks the device connection. Sufficient time must be allowed to fuse the plating on the connection to ensure a reliable solder joint. There are several types of SMT reflow technologies currently used in the industry. These surface mount power modules can be reliably soldered using natural forced convection, IR (radiant infrared), or a combination of convection/IR. For reliable soldering the solder reflow profile should be established by accurately measuring the modules pin connector temperatures.

Lead-free (Pb-free) solder processes

For Pb-free solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature (T_L, +217 to +221°C for Sn/Ag/Cu solder alloys) for more than 30 seconds, and a peak temperature of +235°C on all solder joints is recommended to ensure a reliable solder joint. For Pb-free solder processes, the product is qualified for MSL 3 according to IPC/JEDEC standard J-STD-020C. During reflow, T_P must not exceed +245°C at any time.




Figure13. Recommended reflow profile.

Document No. SLN0S99.A01

Rev. 0.02

Reflow process specifica	Pb-free	
Average ramp-up rate		3°C/s max
Solder melting temperature (lim)	TL	+217°C
Time above T_{L}		30 s~90s
Minimum pin temperature	T _{pin}	+235°C
Peak product temperature	Tp	+245°C
Average ramp-down rate		6°C/s max
Time 25°C to peak		6 minutes max

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. B (Handling, Packing,


Application Circuit

Technical Specification DAM60N12D0V6GSGA

Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for max. MSL2 condition. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of $\leq 30^{\circ}$ C and 60% relative humidity varies according to the MSL rating (see J-STD-033B). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: $< 40^{\circ}$ C, < 90% relative humidity.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly.



Cin1 Decoupling cap - 1x0.01uF/16V ceramic capacitor (e.g. Murata LLL185R71E103MA01) Cin2 4x47F/16V ceramic capacitor (e.g. EMK325BJ476MM-T(TAIYO)//GRM32ER61C476ME15L(MURATA) Cin3 470uF/16V bulk electrolytic


CO1 Decoupling cap - 1x0.01 F/16V ceramic capacitor (e.g. Murata LLL185R71E103MA01)

CO2 4x47µF/6.3V ceramic capacitor (e.g. EMK325BJ476MM-T(TAIYO)//GRM32ER61C476ME15L(MURATA)

RTrim SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)



Outline Diagram






Pin	Designations
	- ooigiiaaoiio

Pin No.	Symbol	Function	Pin No.	Symbol	Function		
1	ON/OFF	Remote Control ON/OFF	11	SIG_GND	Signal GND		
2	VIN	Input Voltage	12	VS-	Negative Sense		
3	NC	No Connection	13	CLK	PMBus Clock		
4	4 GND Negative Output Voltage		14	DATA	PMBus Data		



5	VOUT	Output Voltage	15	NC	No Connection
6	TRIM	Output Voltage Adjustment	16	PG	Power Good
7	VS+	Positive Sense	17	SMBALERT#	PMBus Alarm
8	GND	Negative Output Voltage	18	ADDRESS0	PMBus Address Pinstrap 0
9	NC	No Connection	19	ADDRESS 1	PMBus Address Pinstrap 1
10	GND	Negative Output Voltage			





Note:

1. Dimensions are in mm [inch].

Tolerances: x.x mm ± 0.5mm [x.xx in. ± 0.02 in.], x.xx mm ± 0.25mm [x.xxx in. ± 0.010 in.] (Unless otherwise indicated).

2. PCB surface finish is Lead free HASL conducted by SN100C, and thickness is 2.54um~ 40um.




Packaging Details

The modules are supplied in reel as standard.


All Dimensions are in millimeters.

ITEM	W	A0	B0	K0	Р	F	E	D	D1	P0	P2	t	13"	
DIM	56.0	16.4	36.0	10.5	24	26.20	1.75	1.50	2.00	4.00	2.00	0.5	Length/ tape	Capacity /tape
TOLE	+0.30 -0.30	+0.00 -0.10	+0.00 -0.10	+0.10 -0.10	+0.10 -0.10	+0.10 -0.10	+0.10 -0.10	+0.10 -0.00	+0.10 -0.00	+0.10 -0.10	+0.15 -0.15	+0.05 -0.05	7.0m	250pcs





Naming Rules On Models



For more information please contact Shenzhen Suplet Co., Ltd.

Add: Shenzhen, Guangdong, China Tel: +86(755)-86000600 Fax: +86(755)-86001330 E-mail: postmaster@suplethic.com Web: http://www.suplet.com

The information and specifications contained in this data sheet are believed to be accurate and reliable at the time of publication. However, SUPLET, Inc. assumes no responsibility for its use or for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SUPLET, Inc. Specifications are subject to change without notice.